		_						
IISN	1					ł		
CDI	1				ı	ĺ		
	L	L :	i		1	l	l	1 1

Sixth Semester B.E. Degree Examination, Dec.2014/Jan.2015

٨.			Analog & Mixed Mode VLSI Design	- N
<i>"</i> /0	Fin	1e: 3	Note: Answer FIVE full questions, selecting at least TWO questions from each part.	arks:100
9,	7)	,	Note: Answer FIVE full questions, selecting	1.40
กร์	J		at least TWO questions from each part.	. 🗘
310		C)
Will be treated as malpractice.			$\frac{PART-A}{\lambda}$	
E H	1	a.	The state of the s	(12 Marks)
SBI		b.	State the peasons for the pedestal error, droop aperture error and sampling error.	(08 Marks)
	2	a.	Describe the hipelined ADC with a neat diagram.	(10 Marks)
		b.	Explain qualitatively the architecture and working of charge scaling DACs.	(10 Marks)
	3	a.	Explain the principle fisingle slope ADC and the problems associated with it.	
				(10 Marks)
		b.	Briefly explain the block the ram of a 2-step flash ADC and its working.	(10 Marks)
			Q OV	
•	4	a.	Explain the working of a voltage comparator with the help of a block diagram.	(10 Marks)
		b.	Explain the principle of an analog particular.	(05 Marks)
		c.	Briefly explain CMOS analog multipler with the help of a circuit diagram.	(05 Marks)
			PART B	
:	5	a.	Draw the circuit arrangement used for decimation and averaging and explain	the same
			Determine the transfer function of the same.	(10 Marks)
		b.	Define SNR, effective rember of bits and clock jiker in mixed signal circuits qu	
				(10 Marks)
. (6	a.	Describe CMOs process flow with neat sketches.	(10 Marks)
		b.	Explain how capacitor and resistor elements are fabricated in submicron technolog	gy.
		•	Poulsia Aligner	(07 Marks)
		c.	Explaint SFET as a switch.	(03 Marks)
	7	a.	What are delay elements? Explain how they are realized using pass transistors, in	verters and
	,	٠.	Alarked CMOS and TSDC aircuits	(10 Marks)
90		ьC	Realize a 4-bit pipelined adder using latches and explain its operation.	05 Marks)
٠.		Ç		(DS.Marks)
	H			.4
11	8	a.	Explain with the help of circuit diagrams, the technique of making the slew rate	concern in
(A)			the design of opamp.	(10 Marks)
		b.	Explain the limitation of an inverter at the output of an opamp, with the help of	
			curve. How is it overcome?	(05 Marks)
		c.	Discuss circuit noise in an opamp.	(05 Marks)
				- 1